Fault Tolerant Nanoscale Structures and Related Delay

Document Type : Original Research Article


1 Faculty of Computer Engineering, University of Isfahan, Isfahan, Iran

2 Islamic Azad University, Arak branch, Arak, Iran


Redundancy is a method in the system for designing fault tolerant structure with the Nanoscale gate in electronic systems. Until now, many ways are represented for this purpose, which increases complexity or decreases the system's reliability. In this paper, we compare two methods for designing a fault-tolerant structure with Nanoscale gates. These ways are NAND Multiplexing (NM) and Averaging Cells (AC). The results of simulation that evaluate the area cost and reliability of the gates indicates that NM based gates are more reliable than AC gates when the error probabilities of the circuit parts are lower than 0.003. However, when this value is exceeded (which is expected for electronic nanotechnologies), AC gates are more reliable at a lower area cost. In this paper, we show comparing the NM and the AC in the aspect of the delay parameter. It indicates that the AC method has a constant delay, but the NM system's delay will rise with increasing redundancy. As a result, the AC method's overhead for designing a fault-tolerant system with the Nanoscale gate is lower than the NM method in the aspect of the area and delay time with better reliability.


Main Subjects

  1. Martorell, S. D. Cotofana, and A. Rubio, "Fault tolerant structures for nanoscale gates," in 2007 7th IEEE Conference on Nanotechnology (IEEE NANO), 2007, pp. 605-610: IEEE
  2. D. Cotofana, A. Schmid, Y. Leblebici, A. Ionescu, O. Soffke, P. Zipf, M. Glesner, and A. Rubio, “CONAN - a design exploration framework for reliable nano-electronics architectures,” in Proceedings of 16th International Conference on Application-Specific Systems, Architectures and Processors, July 2005, pp. 260–267.
  3. Aymerich, Nivard, et al. Variability-aware Architectures based on Hardware Redundancy for Nanoscale Reliable Computation. Diss. PhD Thesis. University Polytechnic Catalunya, 2013. xvii, 10, 2013.
  4. Katsuhiro Tomioka,  Masatoshi  Yoshimura,  and  Takashi     A  iii-v  nanowirechannel on silicon for high-performance vertical transistors.Nature, 488(7410):189–192, 2012.
  5. Adrian M Ionescu and Heike Riel. Tunnel field-effect transistors as energy-efficient electronic switches.Nature, 479(7373):329–337, 2011
  6. “International technology roadmap for semiconductors, ITRS,” 2005. [Online]: http://www.itrs.net/Common/ 2005ITRS/ htm
  7. Ahmed, “Single electron electronics: challenge for nanofabrication,” Jour. Vac. Sci & Tech. B, vol. 15, pp. 2101–2108, 1997.
  8. Rao, A. Devgan, D. Blaauw, and D. Sylvester, “Analytical yield prediction considering leakage/performance correlation,” Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 25, pp. 1685–1695, 2006.
  9. Tang, V. K. De, and J. D. Meindl, “Intrinsic MOSFET parameter fluctuations due to random dopant placement,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 5, no. 4, pp. 369– 376, 1997.
  10. Kleinosowski, V. Pai, V. Rangarajan, P. Ranganath, K. Kleinosowski, M. Subramony, and D. Lilja, “Exploring fine-grained fault tolerance for nanotechnology devices with the recursive nanobox processor grid,” IEEE Transactions on Nanotechnology, vol. 5, pp. 575–586, 2006.
  11. E. Green, J. W. Choi, A. Boukai, Y. Bunimovich, E. JohnstonHalperin, E. DeIonno, Y. Luo, B. A. Sheriff, K. Xu1, Y. S. Shin, H.R. Tseng, J. F. Stoddart, , and J. R. Heath, “A 160-kilobit molecular electronic memory patterned at 1011 bits per square centimetre,” Nature, vol. 445, pp. 414–417, Jan. 2007.
  12. Manimekalai and P. Dixit, "Analysis of reliability for fault tolerant design in NANO CMOS logic circuit," International Journal of Nanoelectronics & Materials, vol. 10, no. 2, 2017.
  13. von Neumann, “Probabilistic logics and the synthesis of reliable organisms from unreliable components,” in Automata Studies, C. Shannon and J. McCarthy, Eds. Princeton University Press, Princeton N.J., 1955, pp. 43–98.
  14. Schmid and Y. Leblebici, “Robust circuit and system design methodologies for nanometer-scale devices and single-electron transistors,” IEEE Transactions on VLSI Systems, vol. 12, pp. 1156–1166, 2004.
  15. Martorell, A. Rubio, and S. Cotofana, “Analysis of the noise and parameter variations-tolerance of the averaging cell,” Digest of Int. Workshop on Design and Test of Defect-Tolerant Nanoscale Architectures, pp. 3.17–3.22, 2005.
  16. Martorell and A. Rubio, “Cell architecture for nanoelectronic design,” Proc. European NanoSystems 2006, pp. 114–119, 2006.
  17. Patel and I. Markov, “Error-correction and crosstalk avoidance in DSM busses,” Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol. 12, pp. 1076–1080, 2004.
  18. Nikolic, A. Sadek, and M. Forshaw, “Fault-tolerant techniques for nanocomputers,” Nanotechnology, vol. 13, pp. 357–362, 2002.
  19. Stanisavljevic, A. Schmid, and Y. Leblebici, "Optimization of the averaging reliability technique using low redundancy factors for nanoscale technologies," IEEE Transactions on Nanotechnology, vol. 8, no. 3, pp. 379-390, 2008.
  20. Han, E. R. Boykin, H. Chen, J. Liang, and J. A. Fortes, "On the reliability of computational structures using majority logic," IEEE Transactions on Nanotechnology, vol. 10, no. 5, pp. 1099-1112, 2011.